Silicon on insulator 747290 223422585 2008-07-04T00:29:01Z 89.76.106.126 '''Silicon on insulator''' technology ('''SOI''') refers to the use of a layered silicon-insulator-silicon [[substrate]] in place of conventional silicon substrates in semiconductor manufacturing, especially microelectronics, to reduce parasitic device capacitance and thereby improve performance.<ref name="celler"> Celler, G.K., Cristoloveanu, S. ''J App Phys, 93'', 4955 (2003)</ref> SOI-based devices differ from conventional silicon-built devices in that the silicon junction is above an electrical insulator, typically [[silicon dioxide]] or (less commonly) [[sapphire]]. The choice of insulator depends largely on intended application, with sapphire being used for radiation-sensitive applications and silicon dioxide preferred for improved performance and diminished short channel effects in microelectronics devices <ref>''SOI design: analog, memory and digital techniques'' by Andrew Marshall & Sreedhar Natarajan</ref>. The insulating layer and topmost silicon layer also vary widely with application. The first implementation of SOI was announced by IBM in August 1998.<ref>[http://www-03.ibm.com/press/us/en/pressrelease/2521.wss IBM Advances Chip Technology With Breakthrough For Making Faster, More Efficient Semiconductors]</ref> ==Industry need== The implementation of SOI technology is one of several manufacturing strategies employed to allow the continued miniaturization of microelectronic devices, colloquially referred to as extending [[Moore's Law]]. Reported benefits of SOI technology relative to conventional silicon (bulk [[CMOS]]) processing include: *''Lower parasitic capacitance'' due to isolation from the bulk silicon, which improves power consumption at matched performance. *''Resistance to [[latchup]]'' due to complete isolation of the n- and p- well structures. From a manufacturing perspective, SOI substrates are compatible with most conventional fab processes. In general, an SOI-based process may be implemented without special equipment or significant retooling of an existing factory. Among challenges unique to SOI are novel metrology requirements to account for the buried oxide layer and concerns about differential stress in the topmost silicon layer. The primary barrier to SOI implementation is the drastic increase in substrate cost, which contributes an estimated 10 - 15% increase to total manufacturing costs.<ref>[http://news.com.com/IBM+touts+chipmaking+technology/2100-1001_3-254983.html IBM touts chipmaking technology]</ref> ==Manufacture of SOI wafers== SiO<sub>2</sub>-based SOI wafers can be produced by several methods: *''[[SIMOX]]'' - '''S'''eparation by '''IM'''plantation of '''OX'''ygen - uses an oxygen [[ion implantation|ion beam implantation]] process followed by high temperature annealing to create a buried SiO<sub>2</sub> layer.<ref>http://www.google.com/patents?vid=5888297</ref><ref>http://www.google.com/patents?vid=USPAT5061642</ref><ref>[http://www.ibis.com/simox.htm SIMOX-SOI Technology: Ibis Technology<!-- Bot generated title -->]</ref> [[Image:SIMOX processing schematic.svg|thumb|300px|SIMOX process]] *Wafer Bonding<ref>"SemiConductor Wafer Bonding: Science and Technology" by Q.-Y. Tong & U. Gösele, Wiley-Interscience, 1998, ISBN 978-0471574811</ref> <ref>http://www.google.com/patents?vid=4771016</ref> - the insulating layer is formed by directly bonding oxidized silicon with a second substrate. The majority of the second substrate is subsequently removed, the remnants forming the topmost Si layer. **One prominent example of a wafer bonding process is the ''[[Smart Cut]]'' method developed by the French firm [[Soitec]] which uses ion implantation followed by controlled exfoliation to determine the thickness of the uppermost silicon layer. **''NanoCleave'' is a technology developed by Silicon Genesis Corporation that separates the silicon via stress at the interface of silicon and silicon-germanium alloy.<ref>http://www.sigen.com/</ref> **''ELTRAN'' is a technology developed by Canon which is based on porous silicon and water cut.<ref>[http://www.jsapi.jsap.or.jp/Pdf/Number04/CuttingEdge2.pdf JSAPI_vol.4<!-- Bot generated title -->]</ref> *Seed methods<ref>http://www.google.com/patents?q=5417180&btnG=Search+Patents</ref> - wherein the topmost Si layer is grown directly on the insulator. Seed methods require some sort of template for homoepitaxy, which may be achieved by chemical treatment of the insulator, an appropriately oriented crystalline insulator, or vias through the insulator from the underlying substrate. An exhaustive review of these various manufacturing processes may be found in reference <ref name="celler"/> [[Image:Smart Cut SOI Wafer Manufacturing Schema.svg|thumb|300px|Smart Cut process]] ==Use in the microelectronics industry== [[IBM]] began to use SOI in high end [[RS64#RS64-IV_.28Istar.2C_Sstar.29|RS64-IV Istar PowerPC]] processors in 2000. Other examples of microprocessors built on SOI technology include [[AMD]]'s 130 nm, 90 nm and 65 nm single, dual and quad core processors since 2001.<ref>[http://chip-architect.com/news/2000_11_07_process_130_nm.html Chip Architect: Intel and Motorola/AMD's 130 nm processes to be revealed<!-- Bot generated title -->]</ref> [[Freescale]] adopted SOI in their [[PowerPC]] 7455 CPU in late 2001, currently Freescale is shipping SOI products in 180nm, 130nm, 90nm and 65nm lines.<ref>[http://www.freescale.com/webapp/sps/site/overview.jsp?nodeId=0121000303#soi Process Technology<!-- Bot generated title -->]</ref> The 90 nm [[Power Architecture]] based processors used in the [[Xbox 360]], [[PlayStation 3]] and [[Wii]] use SOI technology as well. Competitive offerings from [[Intel]], however, such as the 65 nm [[Core 2]] and [[Core 2 Duo]] microprocessors, are built using conventional bulk [[CMOS]] technology. Intel's new 45 nm process will continue to use conventional technology. However, Intel made a claim of single-chip silicon laser based on SOI.<ref>http://www.eetasia.com/ART_8800359617_499481,499482.HTM</ref> On the foundry side, [[TSMC]] claimed no customer wanted SOI.<ref>[http://www.fabtech.org/content/view/1698/74/ TSMC has no customer demand for SOI technology - Fabtech - The online information source for semiconductor professionals<!-- Bot generated title -->]</ref> But [[Chartered Semiconductor]] devoted a whole fab to SOI.<ref>[http://www.charteredsemi.com/media/corp/2006n/20060420_IBM_SOI.asp CHARTERED EXPANDS FOUNDRY MARKET ACCESS TO IBM's 90nm SOI TECHNOLOGY<!-- Bot generated title -->]</ref> ==See also== *[[Intel TeraHertz]] Similar technology from Intel. *[[Wafer (electronics)]] ==References== <references/> ==External links== *[http://www.amdboard.com/soispecial.html AMDboard] - a site with extensive information regarding SOI technology * [http://www.advancedsubstratenews.com/ Advanced Substrate News] - a newsletter about the SOI industry, produced by Soitec. * [http://www.migas.inpg.fr/2004/index.htm MIGAS'04] - The 7th session of MIGAS International Summer School on Advanced Microelectronics, devoted to SOI technology and devices. [[Category:Semiconductors]] [[Category:Semiconductor technology]] [[Category:Microtechnology]] [[de:Silicon on insulator]] [[es:Silicon on insulator]] [[eo:Silicio sur izolilo]] [[fr:Silicium sur isolant]] [[ja:SOI]] [[pl:Silicon on insulator]] [[ru:Кремний на изоляторе]] [[sk:Silicon on insulator]] [[sv:SOI]] [[zh:SOI]]